


Blok Diagram Rangkaian Ac Controller



Gb: Desain Rangkaian AC Controller dengan memanfaatkan SCR CS 15-07 jenis pengontrolan gelombang penuh

1. SPESIFIKASI SCR Type CS 15-07

Pada rangkaian dayanya digunakan Piranti SCR type CS 15-07 yang mempunyai spesifikasi sebagai berikut :

- Arus rms pada keadaan ON (semua sudut konduksi), $I_{T(rms)} = 12 \text{ A}$
- Tegangan pada *Off-State* repetitif puncak, $V_{DRM/RRM} = 400 \text{ V}$
- Arus surya non repetitif puncak , $I_{TSM} = 100 \text{ A}$
- Tetapan sekering pada rangkaian ($t = 8,3 \text{ m det}$), $I^2t = 41 \text{ A}^2 \text{ det}$
- Daya gate puncak (lebar pulsa $\leq 1,0 \mu\text{det}$; $T_C = 80^\circ\text{C}$), $P_{GM} = 5,0 \text{ W}$
- Daya gate rata-rata ($t = 8,3 \text{ m det}$; $T_C = 80^\circ\text{C}$) $P_{G(AV)} = 0,5 \text{ W}$
- Arus gate puncak (lebar pulsa $\leq 1,0 \mu\text{det}$; $T_C = 80^\circ\text{C}$), $I_{GM} = 2,0 \text{ A}$
- Jangkauan suhu sambungann operasi , $T_j = -40^\circ\text{C}$ sampai $+125^\circ\text{C}$
- Jangkauan suhu penyimpanan, $T_{stg} = -40^\circ\text{C}$ sampai $+15^\circ\text{C}$

Berikut ini adalah karakteristik listrik dari thyristor CS 15-07

a. Karakteristik ON

- Tegangan ON-state puncak ($I_{TM} = 24 \text{ A}$), $V_{TM} = 2,2 \text{ V}$
- Arus pemicu gate (dc kontinyu; $V_D = 12\text{V}$; $R_L = 100 \Omega$), $I_{GT} = 2$ sampai 20 mA
- Tegangan pemicu gate (dc kontinyu; $V_D = 12\text{V}$; $R_L = 100 \Omega$), $V_{GT} = 0,5$ sampai 1 V
- Arus holding (tegangan anoda = 12 V) $I_H = 4$ sampai 40 mA .

b. Karakteristik OFF

- Arus penahan maju puncak ($T_J = 25^{\circ}\text{C}$), $I_{\text{DRM}} = 0,01 \text{ mA}$
- Arus penahan balik puncak ($T_J = 25^{\circ}\text{C}$), $I_{\text{RRM}} = 2 \text{ mA}$





TL082CP Wide Bandwidth Dual JFET Input Operational Amplifier

General Description

These devices are low cost, high speed, dual JFET input operational amplifiers with an internally trimmed input offset voltage (BIFET II™ technology). They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The TL082 is pin compatible with the standard LM1558 allowing designers to immediately upgrade the overall performance of existing LM1558 and most LM358 designs.


These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The devices also exhibit low noise and offset voltage drift.

Features


- Internally trimmed offset voltage
- Low input bias current
- Low input noise voltage
- Low input noise current
- Wide gain bandwidth
- High slew rate
- Low supply current
- High input impedance
- Low total harmonic distortion $A_v = 10$, $R_L = 10k$, $V_O = 20 V_p - p$, $f = 20 Hz - 20 kHz$
- Low 1/f noise corner
- Fast settling time to 0.01%

- 15 mV
- 50 pA
- 16nV/√Hz
- 0.01 pA/√Hz
- 4 MHz
- 13 V/μs
- 3.6 mA
- 10/1Ω
- <0.02%
- 50 Hz
- 2 μs

Typical Connection



Connection Diagram




TU082CP-1

TU082CP-2

Order Number TL082CP
See NS Package Number N08E

Simplified Schematic



TU082CP-2

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage: ±18V (Note 1)

Power Dissipation: 0°C to +70°C (Note 1)

Operating Temperature Range: 150°C

$T_{j(MAX)}$

Differential Input Voltage: ±30V

Input Voltage Range (Note 2): ±15V

Output Short Circuit Duration: Continuous

Storage Temperature Range: -65°C to +150°C

Lead Temp. (Soldering, 10 seconds): 260°C

ESD rating to be determined.

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	TL082C		Units
			Min	Typ	
V_{OS}	Input Offset Voltage	$R_S = 10k\Omega$, $T_A = 25^\circ C$ Over Temperature	5	15	mV
$\Delta V_{OS}/\Delta T$	Average TC of Input Offset Voltage	$R_S = 10k\Omega$	10	20	mV/°C
I_{OS}	Input Offset Current	$T_J = 25^\circ C$, (Notes 4, 5) $T_J \leq 70^\circ C$	25	200	pA
I_B	Input Bias Current	$T_J = 25^\circ C$, (Notes 4, 5) $T_J \leq 70^\circ C$	50	400	pA
R_{IN}	Input Resistance	$T_J = 25^\circ C$	1012	8	Ω
A_{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V$, $T_A = 25^\circ C$ $V_O = \pm 10V$, $R_L = 2k\Omega$ Over Temperature	25	100	V/mV
V_O	Output Voltage Swing	$V_S = \pm 15V$, $R_L = 10k\Omega$	±12	±13.5	V
V_{CM}	Input Common-Mode Voltage Range	$V_S = \pm 15V$	±11	+15 -12	V
CMRR	Common-Mode Rejection Ratio	$R_S \leq 10k\Omega$	70	100	dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	70	100	dB
I_S	Supply Current		3.6	5.6	mA

AC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	TL082C		Units
			Min	Max	
	Amplifier to Amplifier Coupling	$T_A = 25^\circ C$, $f = 1Hz - 20kHz$ (Input Referenced)	-120		dB
SR	Slew Rate	$V_S = \pm 15V$, $T_A = 25^\circ C$	8	13	V/μs
GBW	Gain Bandwidth Product	$V_S = \pm 15V$, $T_A = 25^\circ C$	4		MHz
e_n	Equivalent Input Noise Voltage	$T_A = 25^\circ C$, $R_S = 100\Omega$, $f = 1000Hz$	25		nV/√Hz
i_n	Equivalent Input Noise Current	$T_J = 25^\circ C$, $f = 1000Hz$	0.01		pA/√Hz

Note 1: For operating at elevated temperature, the device must be derated based on a thermal resistance of 115°C/W junction to ambient for the N package.

Note 2: Unless otherwise specified the absolute maximum operating input voltage is equal to the positive power supply voltage.






















Note 3: The power dissipation limit, however, cannot be exceeded.

Note 4: These specifications apply for $V_S = \pm 15V$ and $0^\circ C \leq T_A \leq +70^\circ C$. V_{OS} , I_B and I_{OS} are measured at $V_{CM} = 0$.

Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J . Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation. P_D , $T_J = T_A + \theta_{JA} P_D$ where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 6: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. $V_S = \pm 5.0V$ to $\pm 15V$.

Typical Performance Characteristics (Continued)



Typical Performance Characteristics


Small Signal Inverting



TIME (0.2 μs/DIV)

TU/H/8337-8

Large Signal Inverting



TIME (2 μs/DIV)

TU/H/8337-8

Current Limit (R_L = 100Ω)



TIME (5 μs/DIV)

TU/H/8337-10

Application Hints

These devices are op amps with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages

should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase of the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case

does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on $\pm 6V$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The amplifiers will drive a 2 kΩ load resistance to $\pm 10V$ over the full temperature range of 0°C to +70°C. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards


in a socket as an unbalanced current surge through the reversing forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around an amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In most instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain; consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 10 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the time constant of the capacitor and the resistances in parallel is greater than or equal to the original feedback pole time constant.


Detailed Schematic



TU/H/8337-11

Typical Applications (Continued)


Improved CMRR Instrumentation Amplifier



TU/H/8357-14

$$A_v = \left(\frac{2R_2 + 1}{R_1} \right) \frac{R_5}{R_4}$$
 and \pm are separate isolated grounds
 Matching of R2's, R4's and R5's control CMRR
 V_{CM} A_v = 1400, resistor matching = 0.01%, CMRR = 136 dB
 • Very high input impedance
 • Super high CMRR


Fourth Order Low Pass Butterworth Filter




TU/H/8357-15

• Corner frequency (f_c) = $\sqrt{\frac{R_1 R_2 C_1 C_2}{R_3 R_4 R_5 R_6}} \cdot 2\pi$
 • Passband gain (H_0) = $(1 + R_4/R_3) (1 + R_6/R_5)$
 • First stage Q = 1.31
 • Second stage Q = 0.541
 • Circuit shown uses nearest 5% tolerance resistor values for a filter with a corner frequency of 100 Hz and a passband gain of 100
 • Offset nulling necessary for accurate DC performance

Three-Band Active Tone Control



TU/H/8357-12



TU/H/8357-13

Note 1: All controls flat.
 Note 2: Bass and treble boost, mid flat.
 Note 3: Bass and treble out, mid flat.
 Note 4: Mid boost, bass and treble flat.
 Note 5: Mid out, bass and treble flat.

• All potentiometers are linear taper
 • Use the LF347 Quad for stereo applications




Section 3 Buffers

TU/H/RS37-16


Typical Applications (Continued)

Fourth Order High Pass Butterworth Filter



- Corner frequency $(\omega_c) = \sqrt{\frac{1}{R1R2C2^2}} = \sqrt{\frac{1}{R1R2C2^2}}$
- Passband gain $(H_0) = (1 + R4/R3) (1 + R4/R5)$
- First stage $Q = 1.31$
- Second stage $Q = 0.541$
- Circuit shown uses closest 5% tolerance resistor values for a filter with a corner frequency of 1 kHz and a passband gain of 10

Ohms to Volts Converter



TU/H/RS37-17

Where R_{LOAD} is the resistance from switch S1 pole to pin 7 of the TL082CP.

$$\frac{1}{10} = \frac{1V}{R_{LOAD}} \times R_X$$