

LAMPIRAN B

```

FKANAN    BIT    P1.0
ONKAN     BIT    P1.1
FKIRI     BIT    P1.2
ONKIR     BIT    P1.3
SENKR     BIT    P3.2
SENKN     BIT    P3.3
BUZER     BIT    P3.5

```

```

; ALAMAT AWAL PROGRAM 0000H

```

```

    ORG 0000H

```

```

    AJMP START

```

```

; AWAL PROGRAM ADDRES 0100H

```

```

    ORG 100H

```

```

START:   SETB  FKIRI           ; INIHALISASI MTR STOP

```

```

        SETB  FKANAN

```

```

        SETB  ONKIR

```

```

        SETB  ONKAN

```

```

FORWARD:

```

```

        ACALL MAJU

```

```

        ACALL DLY_1S

```

```

        SETB  BUZER

```

```

        ACALL STOP

```

```

        ACALL DLY_1S

```

```

        CLR   BUZER

```

```

        AJMP  FORWARD

```

```

; SUBROUTINE MAJU n LANGKAH

```

```

MAJU:   MOV   R5,#20

```

```

MJLGI:  ACALL MTRMJU

```

```

        DJNZ  R5,MJLGI

```

```

        RET

```

```

; SUBROUTINE PUTAR KANAN 90 DERAJAT

```

```

KANAN:  MOV   R6,#200           ; SUDUT BELOK

```

```

LGIKN:  SETB  ONKAN

```

```

        SETB  FKANAN

```

```

        CLR   ONKIR

```

```

        SETB  FKIRI ;

```

```

        ACALL DLY_1M

```

```

        DJNZ  R6,LGIKN

```

```

        RET

```

```

; SUBROUTINE PUTAR KIRI 90 DERAJAT

```

```

KIRI:   MOV   R6,#200           ; SUDUT BELOK

```

```

LGIKR:  CLR   ONKAN

```

```

        SETB  FKANAN

```

```

        SETB  ONKIR

```

```

        CLR   FKIRI ;

```

```

        ACALL DLY_1M

```

```

        DJNZ  R6,LGIKR

```

```

        RET

```

LAMPIRAN B


```
; SUBROUTINE BERHENTI
STOP:      SETB  FKIRI      ; MOTOR STOP
          SETB  FKANAN
          SETB  ONKIR
          SETB  ONKAN
          ACALL DLY05S
          RET
```

. SUB ROUTINE MAJU DENGAN DETEKSI SENSOR

```
MTRMJU:   JNB   SENKR,CEKAN
          JNB   SENKN,CEKIR
          SETB  FKIRI      ; MOTOR ON
          SETB  FKANAN
          CLR  ONKIR
          CLR  ONKAN
          ACALL DLY02S
          RET
CEKAN:    CLR  BUZER
          ACALL STOP
; MUNDUR DULU
          CLR  ONKAN
          CLR  FKANAN
          CLR  ONKIR
          CLR  FKIRI
          ACALL DLY_1S
          SETB  BUZER
          ACALL STOP
; BELOK 30 DERAJAT
          MOV  R5,#150      ; SUDUT BELOK
ULGKN:    SETB  ONKAN
          SETB  FKANAN
          CLR  ONKIR
          SETB  FKIRI
          ACALL DLY_1M
          DJNZ R5,ULGKN
          MOV  R5,#01
          SETB  BUZER
          RET
MNDRI:    ACALL STOP
          ACALL DLY02S
          MOV  R5,#200      ; SUDUT BELOK
LGKNI:    CLR  ONKAN
          SETB  FKANAN
          SETB  ONKIR
          SETB  FKIRI ;
          ACALL DLY_1M
          ACALL DLY_1M
```

LAMPIRAN B

```
DJNZ R5,LGKN1
MOV R5,#01
SETB BUZER
RET
:
CEKIR: CLR BUZER
ACALL STOP
ACALL DLY02S
ACALL STOP
; MUNDUR DULU
CLR ONKAN
CLR FKANAN
CLR ONKIR
CLR FKIRI
ACALL DLY_1S
ACALL STOP
SETB BUZER
MOV R5,#150 ; SUDUT BELOK
ULKR1: CLR ONKAN
SETB FKANAN
SETB ONKIR
SETB FKIRI
ACALL DLY_1M
DJNZ R5,ULKR1
MOV R5,#01
RET
DLY_1S: MOV R2,#4
ULDLY5: MOV R3,#250
ULDLY4: ACALL DLY_1M
DJNZ R3,ULDLY4
DJNZ R2,ULDLY5
RET
DLY05S: MOV R2,#2
ULDLY3: MOV R3,#25
ULDLY2: ACALL DLY_1M
DJNZ R3,ULDLY2
DJNZ R2,ULDLY3
RET
DLY02S: MOV R2,#2
ULDLY7: MOV R3,#10
ULDLY6: ACALL DLY_1M
DJNZ R3,ULDLY6
DJNZ R2,ULDLY7
RET
DLY_1M: MOV R1,#250
ULDLY1: NOP
NOP
NOP
NOP
```



LAMPIRAN B

DINZ RI,ULDLYI
RET

END





MCS[®]-51
8-BIT CONTROL-ORIENTED MICROCOMPUTERS
8031/8051
8031AH/8051AH
8032AH/8052AH
8751H/8751H-8

- High Performance HMOS Process
- Internal Timers/Event Counters
- 2-Level Interrupt Priority Structure
- 32 I/O Lines (Four 8-Bit Ports)
- 64K Program Memory Space
- Security Feature Protects EPROM Parts Against Software Piracy
- Boolean Processor
- Bit-Addressable RAM
- Programmable Full Duplex Serial Channel
- 111 Instructions (64 Single-Cycle)
- 64K Data Memory Space

The MCS[®]-51 products are optimized for control applications. Byte-processing and numerical operations on small data structures are facilitated by a variety of fast addressing modes for accessing the internal RAM. The instruction set provides a convenient menu of 8-bit arithmetic instructions, including multiply and divide instructions. Extensive on-chip support is provided for one-bit variables as a separate data type, allowing direct bit manipulation and testing in control and logic systems that require Boolean processing.

The 8051 is the original member of the MCS-51 family. The 8051AH is identical to the 8051, but it is fabricated with HMOS II technology.

The 8751H is an EPROM version of the 8051AH; that is, the on-chip Program Memory can be electrically programmed, and can be erased by exposure to ultraviolet light. It is fully compatible with its predecessor, the 8751-8, but incorporates two new features: a Program Memory Security bit that can be used to protect the EPROM against unauthorized read-out, and a programmable baud rate modification bit (SMOD). The 8751H-8 is identical to the 8751H but only operates up to 8 MHz.

The 8052AH is an enhanced version of the 8051AH. It is backwards compatible with the 8051AH and is fabricated with HMOS II technology. The 8052AH enhancements are listed in the table below. Also refer to this table for the ROM, ROMless, and EPROM versions of each product.

| Device | Internal Memory | | Timers/ Event Counters | Interrupts |
|---------|-----------------|-------------|---------------------------|------------|
| | Program | Data | | |
| 8052AH | 8K x 8 ROM | 256 x 8 RAM | 3 x 16-Bit | 6 |
| 8051AH | 4K x 8 ROM | 128 x 8 RAM | 2 x 16-Bit | 5 |
| 8051 | 4K x 8 ROM | 128 x 8 RAM | 2 x 16-Bit | 5 |
| 8032AH | none | 256 x 8 RAM | 3 x 16-Bit | 6 |
| 8031AH | none | 128 x 8 RAM | 2 x 16-Bit | 5 |
| 8031 | none | 128 x 8 RAM | 2 x 16-Bit | 5 |
| 8751H | 4K x 8 EPROM | 128 x 8 RAM | 2 x 16-Bit | 5 |
| 8751H-8 | 4K x 8 EPROM | 128 x 8 RAM | 2 x 16-Bit | 5 |




Figure 1. MCS[®]-51 Block Diagram

PACKAGES

| Part | Prefix | Package Type |
|-------------------|-------------|--|
| 8051AH/ 8031AH | P D N | 40-Pin Plastic DIP 40-Pin CERDIP 44-Pin PLCC |
| 8052AH/ 8032AH | P D N | 40-Pin Plastic DIP 40-Pin CERDIP 44-Pin PLCC |
| 8751H/ 8751H-8 | D | 40-Pin CERDIP |

Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can sink 8 LS TTL inputs.

Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1s and can source and sink 8 LS TTL inputs.

Port 0 also receives the code bytes during programming of the EPROM parts, and outputs the code bytes during program verification of the ROM and EPROM parts. External pullups are required during program verification.

PIN DESCRIPTIONS

V_{CC}: Supply voltage.

V_{SS}: Circuit ground.




Figure 2. MCS-51 Connections

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source 4 LS TTL inputs. Port 1 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL} on the data sheet) because of the internal pullups.

Port 1 also receives the low-order address bytes during programming of the EPROM parts and during program verification of the ROM and EPROM parts.

In the 8032AH and 8052AH, Port 1 pins P1.0 and P1.1 also serve the T2 and T2EX functions, respectively.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source 4 LS TTL inputs. Port 2 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{IL} on the data sheet) because of the internal pullups.

Port 2 also receives the high-order address byte during programming of external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1s. Dur-

ing accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits during programming of the EPROM parts and during program verification of the ROM and EPROM parts.

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source 4 LS TTL inputs. Port 3 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL} on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the MCS-51 Family, as listed below:

| Port Pin | Alternative Function |
|----------|--|
| P3.0 | RXD (serial input port) |
| P3.1 | TXD (serial output port) |
| P3.2 | INT0 (external interrupt 0) |
| P3.3 | INT1 (external interrupt 1) |
| P3.4 | T0 (Timer 0 external input) |
| P3.5 | T1 (Timer 1 external input) |
| P3.6 | WR (external data memory write strobe) |
| P3.7 | RD (external data memory read strobe) |

RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

ALE/PROG: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during programming of the EPROM parts.

In normal operation ALE is emitted at a constant rate of 1/4 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

PSEN: Program Store Enable is the read strobe to external Program Memory.

When the device is executing code from external Program Memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external Data Memory.

\overline{EA}/V_{PP} : External Access enable \overline{EA} must be strapped to V_{SS} in order to enable any MCS-51 device to fetch code from external Program memory locations starting at 0000H up to FFFFH. \overline{EA} must be strapped to V_{CC} for internal program execution.

Note, however, that if the Security Bit in the EPROM devices is programmed, the device will not fetch code from any location in external Program Memory.

This pin also receives the 21V programming supply voltage (V_{PP}) during programming of the EPROM parts.




Figure 3. Oscillator Connections

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers."

To drive the device from an external clock source, XTAL1 should be grounded, while XTAL2 is driven, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the Data Sheet must be observed.




Figure 4. External Drive Configuration

DESIGN CONSIDERATIONS

If an 8751BH or 8752BH may replace an 8751H in a future design, the user should carefully compare both data sheets for DC or AC Characteristic differences. Note that the V_{IH} and I_{IH} specifications for the \overline{EA} pin differ significantly between the devices.

Exposure to light when the EPROM device is in operation may cause logic errors. For this reason, it is suggested that an opaque label be placed over the window when the die is exposed to ambient light.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage on EA/Vpp Pin to VSS ... -0.5V to +21.5V
 Voltage on Any Other Pin to VSS -0.5V to +7V
 Power Dissipation..... 1.5W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

Operating Conditions: T_A (Under Bias) = 0°C to +70°C; V_{CC} = 5V ± 10%; V_{SS} = 0V

D.C. CHARACTERISTICS (Under Operating Conditions)

| Symbol | Parameter | Min | Max | Units | Test Conditions | | |
|------------------|---|------|-----------------------|----------------|--|---|--------------------------|
| V _{IL} | Input Low Voltage (Except EA Pin of 8751H & 8751H-8) | -0.5 | 0.8 | V | | | |
| V _{IL1} | Input Low Voltage to EA Pin of 8751H & 8751H-8 | 0 | 0.7 | V | | | |
| V _{IH} | Input High Voltage (Except XTAL2, RST) | 2.0 | V _{CC} + 0.5 | V | | | |
| V _{IH1} | Input High Voltage to XTAL2, RST | 2.5 | V _{CC} + 0.5 | V | XTAL1 = V _{SS} | | |
| V _{OL} | Output Low Voltage (Ports 1, 2, 3)* | | 0.45 | V | I _{OL} = 1.6 mA | | |
| V _{OL1} | Output Low Voltage (Port 0, ALE, PSEN)* | | | | | | |
| | | | | 8751H, 8751H-8 | 0.60 | V | I _{OL} = 3.2 mA |
| | | | | | 0.45 | V | I _{OL} = 2.4 mA |
| | All Others | | 0.45 | V | I _{OL} = 3.2 mA | | |
| V _{OH} | Output High Voltage (Ports 1, 2, 3, ALE, PSEN) | 2.4 | | V | I _{OH} = -80 μA | | |
| V _{OH1} | Output High Voltage (Port 0 in External Bus Mode) | 2.4 | | V | I _{OH} = -400 μA | | |
| I _{IL} | Logical 0 Input Current (Ports 1, 2, 3, RST) 8032AH, 8052AH All Others | | -800 | μA | V _{IN} = 0.45V | | |
| | | | -500 | μA | V _{IN} = 0.45V | | |
| I _{IL1} | Logical 0 Input Current to EA Pin of 8751H & 8751H-8 Only | | -15 | mA | V _{IN} = 0.45V | | |
| I _{IL2} | Logical 0 Input Current (XTAL2) | | -3.2 | mA | V _{IN} = 0.45V | | |
| I _{LI} | Input Leakage Current (Port 0) 8751H & 8751H-8 All Others | | ± 100 | μA | 0.45 ≤ V _{IN} ≤ V _{CC} | | |
| | | | ± 10 | μA | 0.45 ≤ V _{IN} ≤ V _{CC} | | |
| I _{IH} | Logical 1 Input Current to EA Pin of 8751H & 8751H-8 | | 500 | μA | V _{IN} = 2.4V | | |
| I _{IH1} | Input Current to RST to Activate Reset | | 500 | μA | V _{IN} < (V _{CC} - 1.5V) | | |
| I _{CC} | Power Supply Current: 8031/8051 8031AH/8051AH 8032AH/8052AH 8751H/8751H-8 | | 180 | mA | All Outputs Disconnected; EA = V _{CC} | | |
| | | | 125 | mA | | | |
| | | | 175 | mA | | | |
| | | | 250 | mA | | | |
| C _{IO} | Pin Capacitance | | 10 | pF | Test freq = 1 MHz | | |

*NOTE:
 Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL}s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.



A.C. CHARACTERISTICS Under Operating Conditions;
 Load Capacitance for Port 0, ALE, and PSEN = 100 pF;
 Load Capacitance for All Other Outputs = 80 pF

| Symbol | Parameter | 12 MHz Oscillator | | Variable Oscillator | | Units |
|---------|------------------------------|-------------------|-----|---------------------|--------------|-------|
| | | Min | Max | Min | Max | |
| 1/TCLCL | Oscillator Frequency | | | 3.5 | 12.0 | MHz |
| TLHLL | ALE Pulse Width | 127 | | 2TCLCL - 40 | | ns |
| TAVLL | Address Valid to ALE Low | 43 | | TCLCL - 40 | | ns |
| TLLAX | Address Hold after ALE Low | 48 | | TCLCL - 35 | | ns |
| TLLIV | ALE Low to Valid Instr In | | | | | |
| | 8751H | | 183 | | 4TCLCL - 150 | ns |
| | All Others | | 233 | | 4TCLCL - 100 | ns |
| TLLPL | ALE Low to PSEN Low | 58 | | TCLCL - 25 | | ns |
| TPLPH | PSEN Pulse Width | | | | | |
| | 8751H | 190 | | 3TCLCL - 60 | | ns |
| | All Others | 215 | | 3TCLCL - 35 | | ns |
| TPLIV | PSEN Low to Valid Instr In | | | | | |
| | 8751H | | 100 | | 3TCLCL - 150 | ns |
| | All Others | | 125 | | 3TCLCL - 125 | ns |
| TPXIX | Input Instr Hold after PSEN | 0 | | 0 | | ns |
| TPXIZ | Input Instr Float after PSEN | | 63 | | TCLCL - 20 | ns |
| TPXAV | PSEN to Address Valid | 75 | | TCLCL - 8 | | ns |
| TAVIV | Address to Valid Instr In | | | | | |
| | 8751H | | 267 | | 5TCLCL - 150 | ns |
| | All Others | | 302 | | 5TCLCL - 115 | ns |
| TPLAZ | PSEN Low to Address Float | | 20 | | 20 | ns |
| TRLRH | RD Pulse Width | 400 | | 6TCLCL - 100 | | ns |
| TWLWH | WR Pulse Width | 400 | | 6TCLCL - 100 | | ns |
| TRLDV | RD Low to Valid Data In | | 252 | | 5TCLCL - 165 | ns |
| TRHDX | Data Hold after RD | 0 | | 0 | | ns |
| TRHDZ | Data Float after RD | | 97 | | 2TCLCL - 70 | ns |
| TLLDV | ALE Low to Valid Data In | | 517 | | 8TCLCL - 150 | ns |
| TAVDV | Address to Valid Data In | | 585 | | 9TCLCL - 165 | ns |
| TLLWL | ALE Low to RD or WR Low | 200 | 300 | 3TCLCL - 50 | 3TCLCL + 50 | ns |
| TAVWL | Address to RD or WR Low | 203 | | 4TCLCL - 130 | | ns |
| TOVYX | Data Valid to WR Transition | | | | | |
| | 8751H | 13 | | TCLCL - 70 | | ns |
| | All Others | 23 | | TCLCL - 60 | | ns |
| TOVWH | Data Valid to WR High | 433 | | 7TCLCL - 150 | | ns |
| TWHQX | Data Hold after WR | 33 | | TCLCL - 50 | | ns |
| TRLAZ | RD Low to Address Float | | 20 | | 20 | ns |
| TWHLH | RD or WR High to ALE High | | | | | |
| | 8751H | 33 | 133 | TCLCL - 50 | TCLCL + 50 | ns |
| | All Others | 43 | 123 | TCLCL - 40 | TCLCL + 40 | ns |

NOTE:

*This table does not include the 8751-B A.C. characteristics (see next page).

EXTERNAL PROGRAM MEMORY READ CYCLE





This Table is only for the 8751H-8

A.C. CHARACTERISTICS Under Operating Conditions:
Load Capacitance for Port 0, ALE, and PSEN = 100 pF;
Load Capacitance for All Other Outputs = 80 pF

| Symbol | Parameter | 8 MHz Oscillator | | Variable Oscillator | | Units |
|---------|------------------------------|------------------|-----|---------------------|--------------|-------|
| | | Min | Max | Min | Max | |
| 1/TCLCL | Oscillator Frequency | | | 3.5 | 8.0 | MHz |
| TLHL | ALE Pulse Width | 210 | | 2TCLCL - 40 | | ns |
| TAVLL | Address Valid to ALE Low | 85 | | TCLCL - 40 | | ns |
| TLLAX | Address Hold after ALE Low | 90 | | TCLCL - 35 | | ns |
| TLLIV | ALE Low to Valid Instr In | | 350 | | 4TCLCL - 150 | ns |
| TLLPL | ALE Low to PSEN Low | 100 | | TCLCL - 25 | | ns |
| TPLPH | PSEN Pulse Width | 315 | | 3TCLCL - 60 | | ns |
| TPLIV | PSEN Low to Valid Instr In | | 225 | | 3TCLCL - 150 | ns |
| TPXIX | Input Instr Hold after PSEN | 0 | | 0 | | ns |
| TPXIZ | Input Instr Float after PSEN | | 105 | | TCLCL - 20 | ns |
| TPXAV | PSEN to Address Valid | 117 | | TCLCL - 8 | | ns |
| TAVIV | Address to Valid Instr In | | 475 | | 5TCLCL - 150 | ns |
| TPLAZ | PSEN Low to Address Float | | 20 | | 20 | ns |
| TRLRH | RD Pulse Width | 650 | | 6TCLCL - 100 | | ns |
| TWLWH | WR Pulse Width | 650 | | 6TCLCL - 100 | | ns |
| TRLDV | RD Low to Valid Data In | | 460 | | 5TCLCL - 165 | ns |
| TRHOX | Data Hold after RD | 0 | | 0 | | ns |
| TRHDZ | Data Float after RD | | 180 | | 2TCLCL - 70 | ns |
| TLLDV | ALE Low to Valid Data In | | 850 | | 8TCLCL - 150 | ns |
| TAVDV | Address to Valid Data In | | 960 | | 9TCLCL - 165 | ns |
| TLLWL | ALE Low to RD or WR Low | 325 | 425 | 3TCLCL - 50 | 3TCLCL + 50 | ns |
| TAVWL | Address to RD or WR Low | 370 | | 4TCLCL - 130 | | ns |
| TOVWX | Data Valid to WR Transition | 55 | | TCLCL - 70 | | ns |
| TOVWH | Data Valid to WR High | 725 | | 7TCLCL - 150 | | ns |
| TWHQX | Data Hold after WR | 75 | | TCLCL - 50 | | ns |
| TRLAZ | RD Low to Address Float | | 20 | | 20 | ns |
| TWHLH | RD or WR High to ALE High | 75 | 175 | TCLCL - 50 | TCLCL + 50 | ns |

EXTERNAL PROGRAM MEMORY READ CYCLE




SERIAL PORT TIMING—SHIFT REGISTER MODE

Test Conditions: $T_A = 0^\circ\text{C to } 70^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$; $V_{SS} = 0\text{V}$; Load Capacitance = 80 pF



| Symbol | Parameter | 12 MHz Oscillator | | Variable Oscillator | | Units |
|--------|--|-------------------|-----|---------------------|---------------|---------------|
| | | Min | Max | Min | Max | |
| TXLXL | Serial Port Clock Cycle Time | 1.0 | | 12TCLCL | | μs |
| TQVXH | Output Data Setup to Clock Rising Edge | 700 | | 10TCLCL - 133 | | ns |
| TXHOX | Output Data Hold after Clock Rising Edge | 50 | | 2TCLCL - 117 | | ns |
| TXHDX | Input Data Hold after Clock Rising Edge | 0 | | 0 | | ns |
| TXHDV | Clock Rising Edge to Input Data Valid | | 700 | | 10TCLCL - 133 | ns |

SHIFT REGISTER TIMING WAVEFORMS



EXTERNAL CLOCK DRIVE

| Symbol | Parameter | Min | Max | Units |
|---------|---------------------------------------|-----|-----|-------|
| 1/TCLCL | Oscillator Frequency (except 8751H-8) | 3.5 | 12 | MHz |
| | 8751H-8 | 3.5 | 8 | MHz |
| TCHCX | High Time | 20 | | ns |
| TCLCX | Low Time | 20 | | ns |
| TCLCH | Rise Time | | 20 | ns |
| TCHCL | Fall Time | | 20 | ns |

EXTERNAL CLOCK DRIVE WAVEFORM

A.C. TESTING INPUT, OUTPUT WAVEFORM


EPROM CHARACTERISTICS

Table 3. EPROM Programming Modes

| Mode | RST | PSEN | ALE | EA | P2.7 | P2.6 | P2.5 | P2.4 |
|--------------|-----|------|-----|-----|------|------|------|------|
| Program | 1 | 0 | 0* | VPP | 1 | 0 | X | X |
| Inhibit | 1 | 0 | 1 | X | 1 | 0 | X | X |
| Verify | 1 | 0 | 1 | 1 | 0 | 0 | X | X |
| Security Set | 1 | 0 | 0* | VPP | 1 | 1 | X | X |

NOTE:
 *1" = logic high for that pin
 *0" = logic low for that pin
 *X" = "don't care"

*VPP" = +21V ±0.5V
 *ALE is pulsed low for 50 ms.

Programming the EPROM

To be programmed, the part must be running with a 4 to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate internal registers.) The address of an EPROM location to be programmed is applied to Port 1 and pins P2.0-P2.3 of Port 2, while the code byte to be programmed into that location is applied to Port 0. The other Port 2 pins, and RST, PSEN, and EA should be held at the "Program" levels indicated in Table 3. ALE is pulsed low for 50 ms to program the code byte into the addressed EPROM location. The setup is shown in Figure 5.

Normally EA is held at a logic high until just before ALE is to be pulsed. Then EA is raised to +21V, ALE is pulsed, and then EA is returned to a logic high. Waveforms and detailed timing specifications are shown in later sections of this data sheet.

Note that the EA/VPP pin must not be allowed to go above the maximum specified VPP level of 21.5V for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The VPP source should be well regulated and free of glitches.

Program Verification

If the Security Bit has not been programmed, the on-chip Program Memory can be read out for verification purposes, if desired, either during or after the programming operation. The address of the Program Memory location to be read is applied to Port 1 and pins P2.0-P2.3. The other pins should be held at the "Verify" levels indicated in Table 3. The contents of the addressed location will come out on Port 0. External pullups are required on Port 0 for this operation.

The setup, which is shown in Figure 6, is the same as for programming the EPROM except that pin P2.7 is held at a logic low, or may be used as an active-low read strobe.




Figure 5. Programming Configuration




Figure 6. Program Verification

EPROM Security

The security feature consists of a "locking" bit which when programmed denies electrical access by any external means to the on-chip Program Memory. The bit is programmed as shown in Figure 7. The setup and procedure are the same as for normal EPROM programming, except that P2.6 is held at a logic high. Port 0, Port 1, and pins P2.0-P2.3 may be in any state. The other pins should be held at the "Security" levels indicated in Table 3.

Once the Security Bit has been programmed, it can be cleared only by full erasure of the Program Memory. While it is programmed, the internal Program Memory can not be read out, the device can not be further programmed, and it can not execute out of external program memory. Erasing the EPROM, thus clearing the Security Bit, restores the device's full functionality. It can then be reprogrammed.




Figure 7. Programming the Security Bit

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 Angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.


The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μW/cm² rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

T_A = 21°C to 27°C; VCC = 5V ± 10%; VSS = 0V

| Symbol | Parameter | Min | Max | Units |
|---------|----------------------------|---------|---------|-------|
| VPP | Programming Supply Voltage | 20.5 | 21.5 | V |
| IPP | Programming Supply Current | | 30 | mA |
| 1/TCLCL | Oscillator Frequency | 4 | 6 | MHz |
| TAVGL | Address Setup to PROG Low | 48TCLCL | | |
| TGHAX | Address Hold after PROG | 48TCLCL | | |
| TDVGL | Data Setup to PROG Low | 48TCLCL | | |
| TGHOX | Data Hold after PROG | 48TCLCL | | |
| TEHSH | P2.7 (ENABLE) High to VPP | 48TCLCL | | |
| TSHGL | VPP Setup to PROG Low | 10 | | μs |
| TGHSL | VPP Hold after PROG | 10 | | μs |
| TGLGH | PROG Width | 45 | 55 | ms |
| TAVOV | Address to Data Valid | | 48TCLCL | |
| TELOV | ENABLE Low to Data Valid | | 48TCLCL | |
| TEHOZ | Data Float after ENABLE | 0 | 48TCLCL | |

EPROM PROGRAMMING AND VERIFICATION WAVEFORMS

DATA SHEET REVISION HISTORY

The following are the key differences between this and the -004 version of this data sheet.

1. Data sheet status changed from "Preliminary" to "Production".
2. LCC package offering deleted.
3. Maximum Ratings-Warning and Data Sheet Revision History revised.

The following are the key differences between this and the -003 version of this data sheet:

1. Introduction was expanded to include product descriptions.
2. Package table was added.
3. Design Considerations added.
4. Test Conditions for I_{L1} and I_{H1} specifications added to the DC Characteristics.
5. Data Sheet Revision History added.



2764 (8K x 8) UV ERASABLE PROM


- ▣ 200 ns (2764-2) Maximum Access Time ... HMOS[®]-E Technology
- ▣ Compatible to high speed 8 MHz 8086-2 MPU ... Zero WAIT State
- ▣ Two Line Control
- ▣ Pin Compatible to 2732A EPROM
- ▣ Industry Standard Pinout ... JEDEC Approved
- ▣ Low Standby Current ... 35mA Max.

The Intel[®] 2764 is a 5V only 65,536 bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The standard 2764 access time is 250ns with speed selection available at 200ns. The access time is compatible to high performance microprocessors, such as Intel's 8MHz 8086-2. In these systems, the 2764 allows the microprocessor to operate without the addition of WAIT states.

An important 2764 feature is the separate output control, Output Enable (OE) from the Chip Enable control (CE). The OE control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the OE and CE controls on Intel's EPROMs. AP-72 is available from Intel's Literature Department.

The 2764 has a standby mode which reduces the power dissipation without increasing access time. The active current is 150mA, while the standby current is only 35mA, a 75% savings. The standby mode is achieved by applying a TTL high signal to the CE input.

The 2764 is fabricated with HMOS[®]-E technology, Intel's high-speed N-channel MOS Silicon Gate technology.



1/2 pin Intel compatibility from 2732A provide a trace to pin 26

PIN NAMES

| Pin | Address |
|-------------------------------|---------------|
| A ₁₆ | ADDRESS |
| CE | CHIP ENABLE |
| OE | OUTPUT ENABLE |
| D ₈ D ₇ | OUTPUTS |
| PGM | PROGRAM |
| NC(1) | NO CONNECT |

MODE SELECTION

| MODE | CE (20) | OE (22) | PGM (27) | V _{PP} (11) | V _{CC} (25) | Outputs (11, 13, 15-17) |
|-----------------|-----------------|-----------------|-----------------|----------------------|----------------------|-------------------------|
| Read | V _{IL} | V _{IL} | V _{OH} | V _{CC} | V _{CC} | Dout |
| Standby | V _{IH} | z | x | V _{CC} | V _{CC} | High Z |
| Program | V _{IL} | x | V _{IL} | V _{PP} | V _{CC} | Din |
| Program Verify | V _{IL} | V _{IL} | V _{IH} | V _{PP} | V _{CC} | Dout |
| Program Inhibit | V _{IH} | z | x | V _{PP} | V _{CC} | High Z |

z can be either V_{IL} or V_{IH}

*HMOS is a patented process of Intel Corporation.

DM74LS573 Octal D-Type Latch with 3-STATE Outputs

General Description

The DM74LS573 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs.

This device is functionally identical to the DM74LS373, but has different pinouts.

Features


- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to DM74LS373
- Input clamp diodes limit high speed termination effects
- Fully TTL and CMOS compatible

Ordering Code:


| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| DM74LS573WM | M26B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide |
| DM74LS573N | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

| Pin Name(s) | Description |
|-------------|--|
| D0-D7 | Data Inputs |
| LE | Latch Enable Input (Active HIGH) |
| OE | 3-STATE Output Enable Input (Active LOW) |
| Q0-Q7 | 3-STATE Latch Outputs |

Function Tables

| Output Enable | Latch Enable | D | Output Q |
|---------------|--------------|---|----------------|
| L | H | H | H |
| L | H | L | L |
| L | L | X | Q ₀ |
| H | X | X | Z |

L = LOW State
H = HIGH State
X = Don't Care
Z = High Impedance State
Q₀ = Previous Condition of Q

DM74LS573 Octal D-Type Latch with 3-STATE Outputs

Absolute Maximum Ratings (Note 1)

| | |
|--------------------------------------|-----------------|
| Supply Voltage | 7V |
| Input Voltage | 7V |
| Operating Free Air Temperature Range | 0°C to +70°C |
| Storage Temperature Range | -65°C to +150°C |

Note 1: The 'Absolute Maximum Ratings' are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The 'Recommended Operating Conditions' table will define the conditions for actual device operation.

Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units |
|----------|--------------------------------|------|-----|------|-------|
| V_{CC} | Supply Voltage | 4.75 | 5 | 5.25 | V |
| V_{IH} | HIGH Level Input Voltage | 2 | | | V |
| V_{IL} | LOW Level Input Voltage | | | 0.8 | V |
| I_{OH} | HIGH Level Output Current | | | 2.6 | mA |
| I_{OL} | LOW Level Output Current | | | 24 | mA |
| T_A | Free Air Operating Temperature | 0 | | 70 | °C |

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ (Note 2) | Max | Units |
|-----------|-----------------------------------|---|-----|--------------|------|-------|
| V_i | Input Clamp Voltage | $V_{CC} = \text{Min}, I_i = -16 \text{ mA}$ | | | -1.5 | V |
| V_{OH} | HIGH Level Output Voltage | $V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{OL} = \text{Max}$ | 2.7 | 3.4 | | V |
| V_{OL} | LOW Level Output Voltage | $V_{CC} = \text{Min}, I_{OL} = \text{Max}, V_{OH} = \text{Min}$ | | 0.35 | 0.5 | V |
| I_i | Input Current @ Max Input Voltage | $V_{CC} = \text{Max}, V_i = 7V$ | | | 1 | mA |
| I_{IH} | HIGH Level Input Current | $V_{CC} = \text{Max}, V_i = 2.7V$ | | | 20 | μA |
| I_{IL} | LOW Level Input Current | $V_{CC} = \text{Max}, V_i = 0.4V$ | | | -0.4 | mA |
| I_{OS} | Short Circuit Output Current | $V_{CC} = \text{Max}$ (Note 3) | -30 | | -130 | mA |
| I_{CC} | Supply Current | $V_{CC} = \text{Max}$ | | | 50 | mA |
| I_{OZH} | 3-STATE Output OFF Current HIGH | $V_{CC} = V_{CCH}, V_{OZH} = 2.7V$ | | | 20 | μA |
| I_{OZL} | 3-STATE Output OFF Current LOW | $V_{CC} = V_{CCH}, V_{OZL} = 0.4V$ | | | -20 | μA |


Note 2: All typs are at $V_{CC} = 5V, T_A = 25^\circ C$.

Note 3: No current should be supplied to the short circuit, and the device should not exceed one second.

Switching Characteristics


at $V_{CC} = 5V$ and $T_A = 25^\circ C$

| Symbol | Parameter | $R_L = 2\text{ k}\Omega$ $C_L = 50\text{ pF}$ | | Units |
|------------|--------------------------------|--|-----|-------|
| | | Min | Max | |
| t_{PLH} | Propagation Delay On to Q | | 27 | ns |
| t_{PLL} | Propagation Delay Off to Q | | 18 | ns |
| t_{OLH} | Propagation Delay LE to Q | | 38 | ns |
| t_{OLL} | Propagation Delay OE to Q | | 25 | ns |
| t_{PZH} | 3-STATE Enable Time OC to Q | | 20 | ns |
| t_{PZL} | 3-STATE Enable Time OE to Q | | 25 | ns |
| t_{PHZ} | 3-STATE Enable Time OE to Q | | 20 | ns |
| t_{PLZ} | 3-STATE Enable Time OE to Q | | 25 | ns |
| $t_{s(H)}$ | Setup Time (HIGH/LOW) | 3 | | ns |
| $t_{s(L)}$ | Data to LE | 7 | | ns |
| $t_{h(H)}$ | Hold Time (HIGH/LOW) | 10 | | ns |
| $t_{h(L)}$ | Data to LE | 10 | | ns |
| $t_w(H)$ | Pulse Width (HIGH) | 15 | | ns |
| | Data to LE | | | |




DM74LS573

Physical Dimensions inches (millimeters) unless otherwise noted



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number MZ0B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Pinless Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

DM74LS573 Octal D-Type Latch with 3-STATE Outputs

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com




OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

The SN54/74LS540 and SN54/74LS541 are octal buffers and line drivers with the same functions as the LS240 and LS241, but with pinouts on the opposite side of the package.

These device types are designed to be used as memory address drivers, clock drivers and bus-oriented transmitters/receivers. These devices are especially useful as output ports for the microprocessors, allowing ease of layout and greater PC board density.

- Hysteresis at Inputs to Improve Noise Margin
- PNP Inputs Reduce Loading
- 3-State Outputs Drive Bus Lines
- Inputs and Outputs Opposite Side of Package, Allowing Easier Interface to Microprocessors
- Input Clamp Diodes Limit High-Speed Termination Effects

LOGIC AND CONNECTION DIAGRAMS DIP (TOP VIEW)



**SN54/74LS540
SN54/74LS541**

**OCTAL BUFFER/LINE DRIVER
WITH 3-STATE OUTPUTS**

LOW POWER SCHOTTKY



**J SUFFIX
CERAMIC
CASE 732-03**



**N SUFFIX
PLASTIC
CASE 732-03**



**DW SUFFIX
SOIC
CASE 7510-03**

ORDERING INFORMATION

SN54LSXXXJ Ceramic
SN74LSXXXN Plastic
SN74LSXXXDW SOIC



GUARANTEED OPERATING RANGES

| Symbol | Parameter | | Min | Typ | Max | Unit |
|-----------------|-------------------------------------|----|------|-----|------|------|
| V _{CC} | Supply Voltage | 54 | 4.5 | 5.0 | 5.5 | V |
| | | 74 | 4.75 | 5.0 | 5.25 | |
| T _A | Operating Ambient Temperature Range | 54 | -55 | 25 | 125 | °C |
| | | 74 | 0 | 25 | 70 | |
| I _{OH} | Output Current — High | 54 | | | -12 | mA |
| | | 74 | | | -15 | |
| I _{OL} | Output Current — Low | 54 | | | 12 | mA |
| | | 74 | | | 24 | |

FAST AND LS TTL DATA

SN54/74LS540 • SN54/74LS541

BLOCK DIAGRAM



| INPUTS | | | OUTPUTS | |
|----------------|----------------|---|---------|-------|
| E ₁ | E ₂ | D | LS540 | LS541 |
| L | L | H | L | H |
| H | X | X | Z | Z |
| X | H | X | Z | Z |
| L | L | L | H | L |

L = LOW Voltage Level
 H = HIGH Voltage Level
 X = Indifferent
 Z = High Impedance

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter | Limits | | | Unit | Test Conditions | |
|-----------------------------------|--|--------|-------|------|------|---|---|
| | | Min | Typ | Max | | | |
| V _{IH} | Input HIGH Voltage | 2.0 | | | V | Guaranteed Input HIGH Voltage for All Inputs | |
| V _{IL} | Input LOW Voltage | 54 | | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs | |
| | | 74 | | 0.8 | | | |
| V _{IK} | Input Clamp Diode Voltage | | -0.65 | -1.5 | V | V _{CC} = MIN, I _{IN} = -13 mA | |
| V _{OH} | Output HIGH Voltage | 54, 74 | 2.4 | 3.4 | V | V _{CC} = MIN, I _{OH} = -3.0 mA | |
| | | 54, 74 | 2.0 | | V | V _{CC} = MIN, I _{OH} = MAX, V _{IL} = 0.5 V | |
| V _{OL} | Output LOW Voltage | 54, 74 | | 0.25 | 0.4 | V | V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table |
| | | 74 | | 0.35 | 0.5 | V | |
| V _{T+} - V _{T-} | Hysteresis | 0.2 | 0.4 | | V | V _{CC} = MIN | |
| I _{OZH} | Output Off Current HIGH | | | 20 | μA | V _{CC} = MAX, V _{OUT} = 7.7 V | |
| I _{OZL} | Output Off Current LOW | | | -20 | μA | V _{CC} = MAX, V _{OUT} = 0.4 V | |
| I _{IH} | Input HIGH Current | | | 20 | μA | V _{CC} = MAX, V _{IN} = 2.7 V | |
| | | | | 0.1 | mA | V _{CC} = MAX, V _{IN} = 7.0 V | |
| I _{IL} | Input LOW Current | | | -0.2 | mA | V _{CC} = MAX, V _{IN} = 0.4 V | |
| I _{OS} | Short Circuit Current (Note 1) | -40 | | -225 | mA | V _{CC} = MAX | |
| I _{CC} | Power Supply Current Total, Output HIGH | LS540 | | 25 | mA | V _{CC} = MAX | |
| | | LS541 | | 32 | mA | | |
| | Total, Output LOW | LS540 | | 45 | mA | | |
| | | LS541 | | 52 | mA | | |
| | Total Output 3-State | LS540 | | 52 | mA | | |
| | | LS541 | | 55 | mA | | |

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

FAST AND LS TTL DATA

SN54/74LS540 • SN54/74LS541

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

| Symbol | Parameter | Limits | | | Unit | Test Conditions |
|-----------|--------------------------------------|--------|-----|-----|------|--|
| | | Min | Typ | Max | | |
| t_{PLH} | Propagation Delay, Data to Output | LS540 | 9.0 | 15 | ns | $V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$ |
| t_{PLH} | | LS541 | 12 | 15 | | |
| t_{PHL} | | LS540 | 12 | 15 | | |
| t_{PHL} | | LS541 | 12 | 18 | | |
| t_{PZH} | Output Enable Time to HIGH Level | LS540 | 15 | 25 | ns | |
| t_{PZH} | | LS541 | 15 | 32 | ns | |
| t_{PZL} | Output Enable Time to LOW Level | LS540 | 20 | 30 | ns | |
| t_{PZL} | | LS541 | 20 | 30 | ns | |
| t_{PHZ} | Output Disable Time to HIGH Level | LS540 | 10 | 18 | ns | $C_L = 5.0\text{ pF}$ |
| t_{PHZ} | | LS541 | 10 | 18 | ns | |
| t_{PLZ} | Output Disable Time to LOW Level | LS540 | 15 | 25 | ns | |
| t_{PLZ} | | LS541 | 15 | 29 | ns | |

AC WAVEFORMS




Figure 1




Figure 2




Figure 3





Figure 4



SWITCH POSITIONS

| SYMBOL | SW1 | SW2 |
|-----------|--------|--------|
| t_{PZH} | Open | Closed |
| t_{PZL} | Closed | Open |
| t_{PLZ} | Closed | Closed |
| t_{PHZ} | Closed | Closed |

Figure 5